ABSTRACT To suppress severe self-heating under high power density, we herein demonstrate top-gate nano-membrane β-gallium oxide (β-Ga 2 O 3 ) field effect transistors on a high thermal conductivity diamond substrate. The devices exhibit enhanced performance, with a record high maximum drain current of 980 mA/mm for top-gate β-Ga 2 O 3 field effect transistors and 60% less temperature increase from reduced self-heating, compared to the device on a sapphire substrate operating under identical power density. With improved heat dissipation, β-Ga 2 O 3 field effect transistors on a diamond substrate are validated using an ultrafast high-resolution thermoreflectance imaging technique, Raman thermography, and thermal simulations.
I. INTRODUCTION
β-Ga 2 O 3 is an emerging wide bandgap semiconductor for the next generation power devices to replace GaN and SiC. It has an ultra-wide bandgap of 4.8 eV and a corresponding high breakdown field (E br ) of 8 MV/cm [1] - [5] . And low-cost large-size β-Ga 2 O 3 native bulk substrates can be potentially realized by melt-grown methods [6] - [7] . However, the β-Ga 2 O 3 bulk substrate has a low thermal conductivity (κ) of 10-25 W/m·K and thus severe self-heating effects (SHE) can be observed [8] . In high-power electronic devices, the output power density (P) and maximum drain current (I D ) can be significantly limited by elevated channel temperature caused by SHE [9] , [10] and it has become a key challenges in β-Ga 2 O 3 research because elevated temperature degrades electron mobility in β-Ga 2 O 3 [8] , [11] - [13] . In addition, high channel temperature can also severely degrade the gate dielectric, device variability, and long-term reliability [8] , [14] . Recently, various studies regarding the thermal management of β-Ga 2 O 3 devices have been reported [15] - [17] . In particular, it is important to mitigate SHE to sustain original device performance of β-Ga 2 O 3 devices in practical applications. One solution is an integration of a low κ β-Ga 2 O 3 channel on a high κ substrate, rather than taking advantages of the β-Ga 2 O 3 native substrate.
In our previous works, we have demonstrated β-Ga 2 O 3 field effect transistors (FETs) on a sapphire substrate (κ = 40 W/m·K) to replace a SiO 2 /Si substrate (κ = 1.5 W/m·K for 270 nm SiO 2 ) [18] - [20] . The resulting device has shown a 70% higher maximum I D , half the device surface temperature increase ( T), and half the thermal resistance (R T ), significantly reducing SHE in comparison to a SiO 2 /Si substrate. Diamond has a much higher thermal conductivity (κ = 1, 000-2, 200 W/m·K) than sapphire; thus, it is of 2168-6734 c 2019 IEEE. Translations and content mining are permitted for academic research only.
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See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. VOLUME 7, 2019 great interest to investigate the heat dissipation effect of β-Ga 2 O 3 devices on a diamond substrate. Diamond is also a current blocking substrate for transferred β-Ga 2 O 3 nanomembranes due to its wide bandgap of 5.47eV [21] . In this work, we not only demonstrate the record performance of top-gate β-Ga 2 O 3 FETs on a diamond substrate [22] , [23] , but also fully study the thermal properties of β-Ga 2 O 3 on a diamond substrate using high-resolution thermoreflectance (TR) imaging [24] , [25] , Raman thermography, and thermal simulations. Fig. 1 of 4 µm, and gate to source distance (L GS ) of 2.5 µm is shown in Fig. 2 (a)-(c). The physical gate width of β-Ga 2 O 3 is 0.55 µm, and was determined via SEM. The gate bias (V GS ) is swept from 8 to −28 V in −2 V steps to turn off the device, while the drain bias (V DS ) is swept from 0 to 30 V. The threshold voltage at V DS = 5V is −22.6 V from linear extrapolation of I D -V GS . The maximum transconductance (g m ) was found to be 53 mS/mm at V DS = 30 V. Two peaks in the transconductance profile are mainly from Schottky-like source and drain contacts. Source and drain contacts with high Schottky barrier limit the drain current. However, at high V DS and V GS biases, this degradation can be mitigated partially because the tunneling current in the source contact increases due to the reduction of Schottky barrier width in the source contact at high bias conditions. Also, high V DS can lower the drain barrier. That is why there is the second peak around V GS of −4V in Fig. 2(b) when high V DS of 30V is biased.
II. DEVICE FABRICATION AND I-V CHARACTERISTICS
The record high maximum drain current (I Dmax ) of 980 mA/mm among all demonstrated top-gate β-Ga 2 O 3 FETs is obtained at the drain bias of 30 V and the gate bias of 8 V [18] , [26] - [29] . Fig. 2(d) illustrates that the onresistance of FETs on three different substrates with similar dimensions are similar.
The calculated values of the source and drain contact resistance (R C ) of all the three devices are about 80 k . R C was extracted when the gate voltage is large enough to minimize the channel resistance from output characteristics of three devices in the linear region [30] , [31] . When the VOLUME 7, 2019 915 power density is increased by increased drain voltage, the drain current level becomes significantly different depending on substrates.
The obtained high drain current can be ascribed mainly to the improved transport properties at lower channel temperatures from significantly reduced SHE. The heat generated in the channel under high bias dissipates much faster on a diamond substrate, compared to SiO 2 /Si and sapphire substrates. The electron mobility of β-Ga 2 O 3 decreases when the temperature increases above room temperature so that this improved transport properties by less self-heating effect on a diamond substrate could be the main reason for the increase of the maximum drain current [12] .
III. TEMPERATURE MEASUREMENTS AND DISCUSSION
In order to study thermal characteristics, steady-state TR imaging experiments and Raman thermography were carried out on β-Ga 2 O 3 FETs at various bias conditions as shown in Fig. 3 along with the thermal simulations shown in Fig. 4 . For the TR measurement, the gate Ni/Au pads were illuminated through a green LED (λ = 530 nm). The change in reflectance of the gate pad was calibrated with Au TR coefficient (C TH = −2.5 × 10 −4 K −1 ) to extract temperature increase above room temperature [25] . The gate Au electrode region above the channel was measured as a representative of the channel temperature since β-Ga 2 O 3 is transparent at the illumination wavelength of 530nm.
Micro-Raman measurements were performed using the peak-shift method and a confocal geometry [26] . A singlemode 488nm laser was made confocal with the detection axis using the beam-splitter part of a Volume-Bragg-Grating filter set from Optigrate. These filters allow Stokes and anti-Stokes Raman measurements closer than 10 cm −1 to the laser. A 50x microscope objective (NA = 0.65) was used to both focus the excitation light into a small spot (∼ 0.4 µm) and collect Raman scattered photons. The Raman photons were dispersed in a half-meter Acton SP-2500 single-spectrometer and then detected using a Princeton Instruments CCD array (Spec-10:400BR back-thinned, deep-depleted). Temperature calibration of the device at zero bias was performed using a Lorentzian fit of the 169 cm −1 β-Ga 2 O 3 Raman line in the 23-100 • C range, where linear behavior was observed [33] .
Once the device is turned on at V GS = 0V with positive V DS , the channel is heated up within a few hundred ns in transient response [18] and steady-state T can be determined easily under a greater time scale. Various V DS were also applied to measure temperatures in different output power density. The V DS modulation signal of a pulse width of 1 ms and 10% duty cycle and the 100 µs optical pulse width was applied during the TR measurement, which is long enough to measure steady state temperature. The measured β-Ga 2 O 3 nano-membrane area (A) is 3.9 × 10 −6 mm 2 and the output power density (V DS × I D /A) is normalized 916 VOLUME 7, 2019
by area (W × L SD ) to avoid different heat dissipation areas from different sizes of β-Ga 2 O 3 nano-membranes for accurate comparison. The bias conditions of each temperature measurement point in Fig. 3 (a) are summarized in Table 1 . Fig. 3(a) . Fig. 3(c) shows the measured and simulated T vs. P (W/mm 2 ) for the β-Ga 2 O 3 FETs on a diamond substrate, performed both by TR imaging and Raman thermography. The thermal simulations were carried out using the COMSOL commercial finite-element analysis software package [34] . Agreement among these three methods was observed, with the highest temperature measured by Raman thermography to be 164 • C ( T = 141 K) at DC output power of 6,565 W/mm 2 (64.7 W/mm or V DS = 35 V for this particular exfoliated FET geometry). Fig. 3(d) shows agreement of the TR measured and the simulated T vs. P (W/mm 2 ) on different substrates. Except substrates, all process and materials including the doping concentration of β-Ga 2 O 3 are exactly the same. The devices with similar dimensions (L g = 1 µm, L SD ∼ 6 µm, thickness ∼ 80 nm) for each substrate are selected for thermal measurement. The output power density of devices on three different substrates are normalized by the area of the device to make a fair comparison.
Thermal simulations were carried out using COMSOL with the finite-element method [34] . The simulated structure with temperature distribution of the β-Ga 2 O 3 FET on a diamond substrate is shown in Fig. 4(a) . In the simulation, the whole 80 nm thick β-Ga 2 O 3 flake was defined as a heat source with the uniformly biased power density and bottom of the diamond substrate was defined as a heat sink at room temperature. The thermal boundary conductance of 17 MW/m 2 ·K for the interface between β-Ga 2 O 3 and a diamond substrate was used according to the recently reported value [35] . The results in Fig. 3(d) show that β-Ga 2 O 3 FETs on a diamond substrate have more than 60% lower T at the same P condition, compared to that of sapphire, and greatly improved when compared to that of SiO 2 . The thermal resistance (R T = T/P) of the device on a diamond substrate is 1.71 × 10 −2 mm 2 ·K/W while those of sapphire and SiO 2 /Si substrates are 4.62 × 10 −2 and 1.47 × 10 −1 mm 2 ·K/W, respectively. This shows that heat dissipates more effectively in a higher κ substrate, and as a result, the decreased peak channel temperature can sustain the good transport properties of β-Ga 2 O 3 and achieve a greater I Dmax .
In order to verify that the κ of a diamond substrate is high enough to minimize SHE under practical applications, such as high power density device applications, the simulations with constant power density at 1000 W/mm 2 , various κ values, and various active area densities were carried out as well. The active area density was defined as the percentage of the active region area in the whole substrate surface area and was implemented by changing the width and length of the active area in the same simulation boundary as shown in Fig. 4(b) . The graph of T vs. κ in Fig. 4(c) shows that a diamond substrate with κ = 1, 000-2, 200 W/m·K can effectively absorb heat generated in the β-Ga 2 O 3 FET. Moreover, when the active area density on a SiO 2 /Si or sapphire substrate increases, the temperature change drastically increases in accordance. However, when the substrate is diamond, the temperature increase of the device is well suppressed relatively even in the high active area density. In conclusion, the effect of the improved heat dissipation by implementing diamond substrates can be even more significant since the practical power devices have larger active area than the single membrane device demonstrated in this work.
IV. CONCLUSION
In this work, we demonstrate top-gate nano-membrane β-Ga 2 O 3 FETs on a high thermal conductivity diamond substrate. The devices exhibit enhanced performance with a record high maximum I D of 980 mA/mm among all top-gate β-Ga 2 O 3 FETs and 60% less channel temperature increase, compared to the devices on a sapphire substrate under the same DC biases. Thermal characteristics were investigated using TR imaging and matched well with thermal simulations. The calculated R T of a diamond substrate was found to be 1.71 × 10 −2 mm 2 ·K/W, which is much lower than those of sapphire and SiO 2 /Si, 4.62 × 10 −2 and 1.47 × 10 −1 mm 2 ·K/W. This suggests that the close integration of β-Ga 2 O 3 into a diamond substrate provides a potential solution to the self-heating of β-Ga 2 O 3 in high-power device applications.
